



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 0 707 426 A2

(12) EUROPEAN PATENT APPLICATION

(43) Date of publication:  
17.04.1996 Bulletin 1996/16

(51) Int. Cl.<sup>6</sup>: H04N 7/26

(21) Application number: 95115965.6

(22) Date of filing: 10.10.1995

(84) Designated Contracting States:  
DE FR GB

(30) Priority: 11.10.1994 US 320481

(71) Applicant: HITACHI, LTD.  
Chiyoda-ku, Tokyo 101 (JP)

(72) Inventors:  
• Boyce, Jill MacDonald  
Manalapan, New Jersey 07726 (US)

• Pearlstein, Larry  
Newton, PA 18940 (US)


(74) Representative: Altenburg, Udo, Dipl.-Phys. et al  
Patent- und Rechtsanwälte,  
Bardehle . Pagenberg . Dost . Altenburg .  
Frohwitter . Gelssler & Partner,  
Gallieplatz 1  
D-81679 München (DE)

(54) Digital video decoder for decoding digital high definition and/or digital standard definition television signals

(57) Methods and apparatus for reducing the complexity of decoder circuitry and video decoder memory requirements are disclosed. The described video decoders are capable of decoding HDTV and/or SDTV pictures. The described video decoder may be used as part of a picture-in-picture decoder circuit for providing pic-

ture-in-picture capability without providing multiple full resolution video decoders. The reduction in decoder circuit complexity is achieved through the use of a plurality of data reduction techniques including the use of a pre-parser, downsampling, and truncating pixel values.

FIG. 1



EP 0 707 426 A2